We present an effective switching activity modeling and estimation technique for components under resource sharing. The model uses word-level signal statistics to generate a single parameter, called signal strength. By using the signal strength, we can construct power models for the both cases of sharing and non-sharing of computing resources. The model enables us to effectively estimate switching activity at higher level of design abstraction. We have conducted several experiments using both synthetic and real data to evaluate our method. We have compared competing architectures for their relative power consumption for different components. The results show that average difference between the proposed method and very accurate power simulation (as opposed to switching estimation) using PowerMill is up to 12%.
I. INTRODUCTION
Power efficient applications such as portable computing and wireless communication devices have driven the VLSI industry to take power consumption as one of the major implementation constraints. High-level power estimation at architectural or register-transfer level enables designers to evaluate competing architectures in the early phase of the design process. The designers can explore design space with larger flexibility and perform better trade-offs at higher levels. Hence, costly redesign steps can be avoided.
Several bottom-up approaches have been proposed to address this issue [1 5 ]. The power factor approximation technique in [1] uses a constant type model to determine weighting factor to model the average power consumed by a given module. The model assumes switching activity is constant regardless of the difference in inputs. In contrast, activity-sensitive power estimation techniques account for the variation of power dissipation due to different signal statistics. A bitwise data model is used in [2] , while others use word-level signal statistics to construct macromodels. In [5] , a method to characterize switching activity based on average signal power is proposed. The systematic way of characterizing switching activity provides an effective basis to hierarchically estimate power consumption and to evaluate different designs efficiently. One drawback of the method is that it is not applicable to designs when sharing of computing resources is required. The purpose of resource sharing is to reuse computing components and to reduce the number of resources needed in a design such that the area is minimized. This is common practice in DSP processor based implementation. Though several studies mention the possible increment in switching energy when resources are shared [6, 7] , high-level power modeling has not really indicated how sharing resources impact power consumption.
In the current day CMOS technology, power consumption is dominated by dynamic components [8] . Hence, we will use switching activity as the metric for comparing power consumption. We count the number of switches at each output of basic cell in a functional module and sum them up to obtain the switching activity. For example, the basic cells for an array multipliers are AND gates, half adders and fuller adders. Relative by alternating between two source sequences, (ali))
(1) (1) (2) (2) and (ai)) and is equal to a ,a 2 ,a ,a 2 -, all), a 1)) interleave( (ai)), (ai))). Figure 4 shows the normalized increment in switching. We observe that no matter how large r/b1 is, there is always about 90% difference between Da= and Da--9.
These results suggest that A n of sharing sequences have significant impact on switching activity.
IV. EXPERIMENTAL RESULTS
We compare our signal-strength based switching activity estimation (SSSAE) with a power simu- 
